. .
Français
France
Outils de recherche
s'inscrire

Connectez-vous avec Facebook:

S'inscrire
Mot de passe oublié?


Historique de recherche
Liste pense-bête
Liens vers eurolivre.fr

Partager ce livre sur…
Livre conseillé
Actualités
Conseils d'eurolivre.fr
Publicité
FILTRE
- 0 Résultats
prix le plus bas: 194,90 €, prix le plus élevé: 354,70 €, prix moyen: 243,21 €
Modeling of Electrical Overstress in Integrated Circuits - Carlos H. Diaz, Charvaka Duvvury, Sung-Mo (Steve) Kang
Livre non disponible
(*)
Carlos H. Diaz, Charvaka Duvvury, Sung-Mo (Steve) Kang:

Modeling of Electrical Overstress in Integrated Circuits - nouveau livre

ISBN: 9780792395058

ID: 9780792395058

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields. Textbooks New, Books~~Technology~~Electrical, Modeling-of-Electrical-Overstress-in-Integrated-Circuits~~Carlos-H-Diaz, 999999999, Modeling of Electrical Overstress in Integrated Circuits, Carlos H. Diaz, Charvaka Duvvury, Sung-Mo (Steve) Kang, 0792395050, Springer US, , , , , Springer US

Nouveaux livres Barnesandnoble.com
MPN: , SKU 9780792395058 Frais d'envoizzgl. Versandkosten, Livraison non-comprise
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Modeling Of Electrical Overstress In Integrated Circuits
Livre non disponible
(*)
Modeling Of Electrical Overstress In Integrated Circuits - nouveau livre

ISBN: 9780792395058

ID: 6389560

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in. Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and USE an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields. Books, Technology, Engineering and Agriculture~~Electronicsl and Communications Engineering~~Electronics Engineering, Modeling Of Electrical Overstress In Integrated Circuits~~Book~~9780792395058~~Carlos H. Diaz, Sung-Mo Kang, , , , , , , , , ,, [PU: Kluwer Academic Publishers]

Nouveaux livres Hive.co.uk
MPN: , SKU 6389560 Frais d'envoizzgl. Versandkosten, Livraison non-comprise
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Modeling of Electrical Overstress in Integrated Circuits - Carlos H. Diaz, Sung-Mo (Steve) Kang
Livre non disponible
(*)
Carlos H. Diaz, Sung-Mo (Steve) Kang:
Modeling of Electrical Overstress in Integrated Circuits - nouveau livre

ISBN: 9780792395058

ID: 978079239505

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields. Carlos H. Diaz, Sung-Mo (Steve) Kang, Books, Science and Nature, Modeling of Electrical Overstress in Integrated Circuits Books>Science and Nature, Springer

Nouveaux livres Indigo.ca
new Free shipping on orders above $25 Frais d'envoizzgl. Versandkosten, Livraison non-comprise
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Modeling of Electrical Overstress in Integrated Circuits - Carlos H. Diaz#Charvaka Duvvury#Sung-Mo (Steve) Kang
Livre non disponible
(*)
Carlos H. Diaz#Charvaka Duvvury#Sung-Mo (Steve) Kang:
Modeling of Electrical Overstress in Integrated Circuits - nouveau livre

ISBN: 9780792395058

ID: 150998376

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields. Modeling of Electrical Overstress in Integrated Circuits Buch (fremdspr.) Bücher>Fremdsprachige Bücher>Englische Bücher, Springer

Nouveaux livres Thalia.de
No. 5082471 Frais d'envoi, Versandfertig in 3 - 5 Tagen, DE (EUR 0.00)
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Modeling of Electrical Overstress in Integrated Circuits (The Springer International Series in Engineering and Computer Science) - H., Carlos; (Steve), Sung-Mo; Duvvury, Charvaka
Livre non disponible
(*)
H., Carlos; (Steve), Sung-Mo; Duvvury, Charvaka:
Modeling of Electrical Overstress in Integrated Circuits (The Springer International Series in Engineering and Computer Science) - livre d'occasion

ISBN: 9780792395058

ID: 735307291

1 volume, please be aware of language, air mail shipment from Germany within 2-6 weeks, we deliver to any country - please ask us to enable delivery to your country!

livre d'occasion Biblio.com
buxbox
Frais d'envoi EUR 101.82
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.

< Retour aux résultats de recherche...
Détails sur le livre
Modeling of Electrical Overstress in Integrated Circuits
Auteur:

Diaz, Carlos H.; Duvvury, Charvaka; Sung-Mo (Steve) Kang

Titre:

Modeling of Electrical Overstress in Integrated Circuits

ISBN:

9780792395058

Electrical overstress (EOS) and Electrostatic discharge (ESD) pose one of the most dominant threats to integrated circuits (ICs). These reliability concerns are becoming more serious with the downward scaling of device feature sizes. Modeling of Electrical Overstress in Integrated Circuits presents a comprehensive analysis of EOS/ESD-related failures in I/O protection devices in integrated circuits. The design of I/O protection circuits has been done in a hit-or-miss way due to the lack of systematic analysis tools and concrete design guidelines. In general, the development of on-chip protection structures is a lengthy expensive iterative process that involves tester design, fabrication, testing and redesign. When the technology is changed, the same process has to be repeated almost entirely. This can be attributed to the lack of efficient CAD tools capable of simulating the device behavior up to the onset of failure which is a 3-D electrothermal problem. For these reasons, it is important to develop and use an adequate measure of the EOS robustness of integrated circuits in order to address the on-chip EOS protection issue. Fundamental understanding of the physical phenomena leading to device failures under ESD/EOS events is needed for the development of device models and CAD tools that can efficiently describe the device behavior up to the onset of thermal failure. Modeling of Electrical Overstress in Integrated Circuits is for VLSI designers and reliability engineers, particularly those who are working on the development of EOS/ESD analysis tools. CAD engineers working on development of circuit level and device level electrothermal simulators will also benefit from the material covered. This book will also be of interest to researchers and first and second year graduate students working in semiconductor devices and IC reliability fields.

Informations détaillées sur le livre - Modeling of Electrical Overstress in Integrated Circuits


EAN (ISBN-13): 9780792395058
ISBN (ISBN-10): 0792395050
Version reliée
Date de parution: 1994
Editeur: Springer-Verlag GmbH
178 Pages
Poids: 0,438 kg
Langue: eng/Englisch

Livre dans la base de données depuis 06.11.2007 18:07:32
Livre trouvé récemment le 28.07.2016 23:26:29
ISBN/EAN: 9780792395058

ISBN - Autres types d'écriture:
0-7923-9505-0, 978-0-7923-9505-8

< Retour aux résultats de recherche...
< pour archiver...
Livres en relation