. .
Français
France
s'inscrire
Conseils d'eurolivre.fr
Livres similaires
Autres livres qui pourraient ressembler au livre recherché:
Outils de recherche
Livre conseillé
Actualités
Publicité
FILTRE
- 0 Résultats
prix le plus bas: 19,22 €, prix le plus élevé: 231,18 €, prix moyen: 136,08 €
Digital Timing Macromodeling for VLSI Design Verification - Jeong-Taek Kong#David V. Overhauser
Livre non disponible
(*)
Jeong-Taek Kong#David V. Overhauser:
Digital Timing Macromodeling for VLSI Design Verification - nouveau livre

ISBN: 9780792395805

ID: 0c5a772a8e0f46f2026f5bc6903ad06d

Digital Timing Macromodeling for VLSI Design Verification Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Bücher / Fremdsprachige Bücher / Englische Bücher 978-0-7923-9580-5, Springer

Nouveaux livres Buch.ch
Nr. 5077859 Frais d'envoiBei Bestellungen innerhalb der Schweiz berechnen wir Fr. 3.50 Portokosten, Bestellungen ab EUR Fr. 75.00 sind frei. Die voraussichtliche Versanddauer liegt bei 1 bis 2 Werktagen., Versandfertig innert 1 - 2 Wochen, zzgl. Versandkosten, Livraison non-comprise
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digital Timing Macromodeling for VLSI Design Verification - Jeong-Taek Kong#David V. Overhauser
Livre non disponible
(*)
Jeong-Taek Kong#David V. Overhauser:
Digital Timing Macromodeling for VLSI Design Verification - nouveau livre

ISBN: 9780792395805

ID: 107763359

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques. Digital Timing Macromodeling for VLSI Design Verification Buch (fremdspr.) Bücher>Fremdsprachige Bücher>Englische Bücher, Springer

Nouveaux livres Thalia.de
No. 5077859 Frais d'envoi, Versandfertig in 3 - 5 Tagen, DE (EUR 0.00)
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Kong, Jeong-Taek; Overhauser, David
Livre non disponible
(*)
Kong, Jeong-Taek; Overhauser, David:
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Première édition

1995, ISBN: 0792395808

Edition reliée, ID: 7059172888

[EAN: 9780792395805], Usato, ottimo stato, [SC: 17.4], [PU: Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A.], Technology|Electronics|Circuits|General, Technology|Electronics|Circuits|VLSI, Computers & the Internet|CAD-CAM, White hardcover with white lettering on spine and upper board and contents in very good clean condition, showing minimal signs of wear. Previous owner's name on FEP. Profusely illustrated by diagrams and tables. No dust jacket. T

livre d'occasion ZVAB.com
PsychoBabel & Skoob Books, Abingdon, OXON, United Kingdom [2917279] [Rating: 5 (su 5)]
NOT NEW BOOK Frais d'envoi EUR 17.40
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Kong, Jeong-Taek; Overhauser, David
Livre non disponible
(*)
Kong, Jeong-Taek; Overhauser, David:
Digital Timing Macromodeling for VLSI Design Verification (Kluwer International Series in Engineering and Computer Science. VLSI, Computer Architecture and Digital Signal Processing) - Première édition

1995, ISBN: 0792395808

Edition reliée, ID: 7059172888

[EAN: 9780792395805], Gebraucht, sehr guter Zustand, [PU: Kluwer Academic Publishers, Norwell, Massachusetts, U.S.A.], Technology|Electronics|Circuits|General, Technology|Electronics|Circuits|VLSI, Computers & the Internet|CAD-CAM, White hardcover with white lettering on spine and upper board and contents in very good clean condition, showing minimal signs of wear. Previous owner's name on FEP. Profusely illustrated by diagrams and tables. No dust jacket. T

livre d'occasion Abebooks.de
PsychoBabel & Skoob Books, Abingdon, OXON, United Kingdom [2917279] [Rating: 5 (von 5)]
NOT NEW BOOK Frais d'envoi EUR 6.74
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digital Timing Macromodeling for VLSI Design Verification - Jeong-Taek Kong; David V. Overhauser
Livre non disponible
(*)
Jeong-Taek Kong; David V. Overhauser:
Digital Timing Macromodeling for VLSI Design Verification - edition reliée, livre de poche

1995, ISBN: 9780792395805

ID: 386312

1995 ed., Hardcover, Buch, [PU: Springer]

Nouveaux livres Lehmanns.de
Frais d'envoiVersand in 7-9 Tagen, , Versandkostenfrei innerhalb der BRD (EUR 0.00)
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.

Détails sur le livre
Digital Timing Macromodeling for VLSI Design Verification

Digital Timing Macromodeling for VLSI Design Verification first of all provides an extensive history of the development of simulation techniques. It presents detailed discussion of the various techniques implemented in circuit, timing, fast-timing, switch-level timing, switch-level, and gate-level simulation. It also discusses mixed-mode simulation and interconnection analysis methods. The review in Chapter 2 gives an understanding of the advantages and disadvantages of the many techniques applied in modern digital macromodels. The book also presents a wide variety of techniques for performing nonlinear macromodeling of digital MOS subcircuits which address a large number of shortcomings in existing digital MOS macromodels. Specifically, the techniques address the device model detail, transistor coupling capacitance, effective channel length modulation, series transistor reduction, effective transconductance, input terminal dependence, gate parasitic capacitance, the body effect, the impact of parasitic RC-interconnects, and the effect of transmission gates. The techniques address major sources of errors in existing macromodeling techniques, which must be addressed if macromodeling is to be accepted in commercial CAD tools by chip designers. The techniques presented in Chapters 4-6 can be implemented in other macromodels, and are demonstrated using the macromodel presented in Chapter 3. The new techniques are validated over an extremely wide range of operating conditions: much wider than has been presented for previous macromodels, thus demonstrating the wide range of applicability of these techniques.

Informations détaillées sur le livre - Digital Timing Macromodeling for VLSI Design Verification


EAN (ISBN-13): 9780792395805
ISBN (ISBN-10): 0792395808
Version reliée
Date de parution: 1995
Editeur: Springer-Verlag GmbH
292 Pages
Poids: 0,602 kg
Langue: eng/Englisch

Livre dans la base de données depuis 21.10.2007 19:40:29
Livre trouvé récemment le 10.08.2017 15:40:48
ISBN/EAN: 0792395808

ISBN - Autres types d'écriture:
0-7923-9580-8, 978-0-7923-9580-5


< pour archiver...
Livres en relation