. .
Français
France
s'inscrire
Conseils d'eurolivre.fr
Livres similaires
Autres livres qui pourraient ressembler au livre recherché:
Outils de recherche
Livre conseillé
Actualités
Publicité
FILTRE
- 0 Résultats
prix le plus bas: 218,07 €, prix le plus élevé: 251,26 €, prix moyen: 232,94 €
Digit-Serial Computation (Hardback) - Richard Hartley, Keshab K. Parhi
Livre non disponible
(*)
Richard Hartley, Keshab K. Parhi:
Digit-Serial Computation (Hardback) - edition reliée, livre de poche

1995, ISBN: 0792395735

ID: 11220955323

[EAN: 9780792395737], Neubuch, [PU: Kluwer Academic Publishers, United States], Technology|Electricity, Technology|Electronics|Circuits|General, Technology|Engineering|Electrical, Language: English . Brand New Book ***** Print on Demand *****. Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, mobile radio, video, radar and sonar. The sample rate requirements of these applications range from 10 KHz to 100 MHz. Real time implementation of these systems requires design of hardware which can process signal samples as these are received from the source, as opposed to storing them in buffers and processing them in batch mode. Efficient implementation of real- time hardware for DSP applications requires study of families of architectures and implementation styles out of which an appropriate architecture can be selected for a specified application. To this end, the digit-serial implementation style is proposed as an appropriate design methodology for cases where bit-serial systems cannot meet the sample rate requirements, and bit-parallel systems require excessive hardware. The number of bits processed in a clock cycle is referred to as the digit-size. The hardware complexity and the achievable sample rate increase with increase in the digit-size. As special cases, a digit- serial system is reduced to bit-serial or bit-parallel when the digit-size is selected to equal one or the word-length, respectively. A family of implementations can be obtained by changing the digit-size parameter, thus permitting an optimal trade-off between throughput and size. Because of their structured architecture, digit-serial designs lend themselves to automatic compilation from algorithmic descriptions. An implementation of this design methodology, the Parsifal silicon compiler was developed at the General Electric Corporate Research and Development laboratory.

Nouveaux livres Abebooks.de
The Book Depository US, London, United Kingdom [58762574] [Rating: 5 (von 5)]
NEW BOOK Frais d'envoiVersandkostenfrei (EUR 0.00)
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digit-Serial Computation - Hartley, Richard Parhi, Keshab K.
Livre non disponible
(*)
Hartley, Richard Parhi, Keshab K.:
Digit-Serial Computation - edition reliée, livre de poche

ISBN: 9780792395737

[ED: Hardcover], [PU: Springer, Berlin], Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, mobile radio, video, radar and sonar. The sample rate requirements of these applications range from 10 KHz to 100 MHz. Real time implementation of these systems requires design of hardware which can process signal samples as these are received from the source, as opposed to storing them in buffers and processing them in batch mode. Efficient implementation of real time hardware for DSP applications requires study of families of architectures and implementation styles out of which an appropriate architecture can be selected for a specified application. To this end, the digit-serial implementation style is proposed as an appropriate design methodology for cases where bit-serial systems cannot meet the sample rate requirements, and bit-parallel systems require excessive hardware. The number of bits processed in a clock cycle is referred to as the digit-size. The hardware complexity and the achievable sample rate increase with increase in the digit-size. As special cases, a digit serial system is reduced to bit-serial or bit-parallel when the digit-size is selected to equal one or the word-length, respectively. A family of implementations can be obtained by changing the digit-size parameter, thus permitting an optimal trade-off between throughput and size. Because of their structured architecture, digit-serial designs lend themselves to automatic compilation from algorithmic descriptions. An implementation of this design methodology, the Parsifal silicon compiler was developed at the General Electric Corporate Research and Development laboratory. xiii, 306 S. XIII, 306 p. 235 mm Versandfertig in 3-5 Tagen, DE, [SC: 0.00], Neuware, gewerbliches Angebot, offene Rechnung (Vorkasse vorbehalten)

Nouveaux livres Booklooker.de
buecher.de GmbH & Co. KG
Frais d'envoiVersandkostenfrei, Versand nach Deutschland (EUR 0.00)
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digit-Serial Computation (The Springer International Series in Engineering and Computer Science) - Richard Hartley; Keshab Parhi
Livre non disponible
(*)
Richard Hartley; Keshab Parhi:
Digit-Serial Computation (The Springer International Series in Engineering and Computer Science) - livre d'occasion

ISBN: 0792395735

ID: 6952621

Digital signal processing (DSP) is used in a wide range of applications such as speech, telephone, mobile radio, video, radar and sonar. The sample rate requirements of these applications range from 10 KHz to 100 MHz. Real time implementation of these systems requires design of hardware which can process signal samples as these are received from the source, as opposed to storing them in buffers and processing them in batch mode. Efficient implementation of real­ time hardware for DSP applications requires study of families of architectures and implementation styles out of which an appropriate architecture can be selected for a specified application. To this end, the digit-serial implementation style is proposed as an appropriate design methodology for cases where bit-serial systems cannot meet the sample rate requirements, and bit-parallel systems require excessive hardware. The number of bits processed in a clock cycle is referred to as the digit-size. The hardware complexity and the achievable sample rate increase with increase in the digit-size. As special cases, a digit­ serial system is reduced to bit-serial or bit-parallel when the digit-size is selected to equal one or the word-length, respectively. A family of implementations can be obtained by changing the digit-size parameter, thus permitting an optimal trade-off between throughput and size. Because of their structured architecture, digit-serial designs lend themselves to automatic compilation from algorithmic descr computer design,computers and technology,electrical and electronics,engineering,mathematics,microprocessors and system design,science and math Mathematics, Springer

livre d'occasion Thriftbooks.com
used Frais d'envoi EUR 0.00
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digit-Serial Computation - Richard Hartley, Keshab Parhi
Livre non disponible
(*)
Richard Hartley, Keshab Parhi:
Digit-Serial Computation - nouveau livre

ISBN: 9780792395737

ID: 978079239573

The sampling rates for digital signal processing (DSP) in such applications as speech, telephony, mobile radio, video, radar and sonar, ranges from 10 kHz to 100 MHz. Real-time implementation of such systems requires design of hardware that can process signal samples as these are received from the source, rather than storing them in buffers for batch-mode processing. Efficient implementation of DSP hardware demands a study of families of architectures and styles, selecting an appropriate architecture for a specific application. Digit-Serial Computation is proposed as an appropriate design methodology when bit-serial systems cannot meet sampling rate requirements, and where bit-parallel systems require excessive hardware. A family of implementations can be obtained by changing the digit size parameter, allowing an optimum trade-off between throughput and size. Digit-Serial Computation describes the architecture, and the design and layout methods used in Parsifal: the silicon compiler developed at GEC''s Corporate R&D Laboratory. The structures architecture of digit-serial designs lends itself to automatic compilation from algorithmic descriptions. The book also goes on to discuss wider-ranging issues in digit-serial design in chapters on `folding'' and `unfolding'', as well as in chapters on systolic arrays, canonic-signed-digit number representation and carry-save arithmetic. The book is an excellent source of reference and may be used as a text for an advanced course on the subject. Richard Hartley, Keshab Parhi, Books, Science and Nature, Digit-Serial Computation Books>Science and Nature, Springer US

Nouveaux livres Indigo.ca
new Free shipping on orders above $25 Frais d'envoiplus shipping costs, Livraison non-comprise
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.
Digit-Serial Computation (The Springer International Series in Engineering and Computer Science) - Hartley, Richard; Parhi, Keshab
Livre non disponible
(*)
Hartley, Richard; Parhi, Keshab:
Digit-Serial Computation (The Springer International Series in Engineering and Computer Science) - edition reliée, livre de poche

1995, ISBN: 0792395735

ID: 19184933592

[EAN: 9780792395737], Neubuch, [PU: Springer], Technology|Electricity, Technology|Electronics|Circuits|General, Technology|Engineering|Electrical, This item is printed on demand for shipment within 3 working days.

Nouveaux livres Abebooks.de
European-Media-Service Mannheim, Mannheim, Germany [1048135] [Rating: 5 (von 5)]
NEW BOOK Frais d'envoi EUR 3.92
Details...
(*) Livre non disponible signifie que le livre est actuellement pas disponible à l'une des plates-formes associées nous recherche.

Détails sur le livre
Digit-Serial Computation

The sampling rates for digital signal processing (DSP) in such applications as speech, telephony, mobile radio, video, radar and sonar, ranges from 10 kHz to 100 MHz. Real-time implementation of such systems requires design of hardware that can process signal samples as these are received from the source, rather than storing them in buffers for batch-mode processing. Efficient implementation of DSP hardware demands a study of families of architectures and styles, selecting an appropriate architecture for a specific application. Digit-Serial Computation is proposed as an appropriate design methodology when bit-serial systems cannot meet sampling rate requirements, and where bit-parallel systems require excessive hardware. A family of implementations can be obtained by changing the digit size parameter, allowing an optimum trade-off between throughput and size. Digit-Serial Computation describes the architecture, and the design and layout methods used in Parsifal: the silicon compiler developed at GEC's Corporate R&D Laboratory. The structures architecture of digit-serial designs lends itself to automatic compilation from algorithmic descriptions. The book also goes on to discuss wider-ranging issues in digit-serial design in chapters on `folding' and `unfolding', as well as in chapters on systolic arrays, canonic-signed-digit number representation and carry-save arithmetic. The book is an excellent source of reference and may be used as a text for an advanced course on the subject.

Informations détaillées sur le livre - Digit-Serial Computation


EAN (ISBN-13): 9780792395737
ISBN (ISBN-10): 0792395735
Version reliée
Date de parution: 1995
Editeur: Springer-Verlag GmbH
324 Pages
Poids: 0,649 kg
Langue: eng/Englisch

Livre dans la base de données depuis 02.03.2008 02:52:48
Livre trouvé récemment le 18.06.2017 15:37:04
ISBN/EAN: 0792395735

ISBN - Autres types d'écriture:
0-7923-9573-5, 978-0-7923-9573-7


< pour archiver...
Livres en relation