2010, ISBN: 1441909435
This book deals with the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. Widely applied CAD algorithms are evaluated and compared for potential acceleratio… Plus…
Weltbild.de Nr. 17716622. Frais d'envoi, 2-5 Werktage, DE. (EUR 0.00) Details... |
2010, ISBN: 9781441909435
*Hardware Acceleration of Eda Algorithms* - Custom Ics FPGAs and Gpus. Auflage 2010 / gebundene Ausgabe für 106.99 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein … Plus…
Hugendubel.de Frais d'envoiShipping in 7 days, , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., DE. (EUR 0.00) Details... |
2010, ISBN: 9781441909435
*Hardware Acceleration of Eda Algorithms* - Custom Ics FPGAs and Gpus. Auflage 2010 / gebundene Ausgabe für 106.99 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein … Plus…
Hugendubel.de Frais d'envoiShipping in 7 days, , Versandkostenfrei nach Hause oder Express-Lieferung in Ihre Buchhandlung., DE. (EUR 0.00) Details... |
2010, ISBN: 9781441909435
2010 Gepflegter, sauberer Zustand. 5974540/2 Versandkostenfreie Lieferung computer-aided design (CAD),micro-alloy transistor, MAT,architecture,algorithms,model,FPGA,static-induction trans… Plus…
buchfreund.de |
2010, ISBN: 9781441909435
[PU: Springer US], Neubindung, Buch fehlerhaft geklebt, Auflage 2010 5974540/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, PayPal, Klarna-Sofortüberweisung, Interna… Plus…
booklooker.de |
2010, ISBN: 1441909435
This book deals with the acceleration of EDA algorithms using hardware platforms such as FPGAs and GPUs. Widely applied CAD algorithms are evaluated and compared for potential acceleratio… Plus…
2010, ISBN: 9781441909435
*Hardware Acceleration of Eda Algorithms* - Custom Ics FPGAs and Gpus. Auflage 2010 / gebundene Ausgabe für 106.99 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein … Plus…
2010
ISBN: 9781441909435
*Hardware Acceleration of Eda Algorithms* - Custom Ics FPGAs and Gpus. Auflage 2010 / gebundene Ausgabe für 106.99 € / Aus dem Bereich: Bücher, Wissenschaft, Technik Medien > Bücher nein … Plus…
2010, ISBN: 9781441909435
2010 Gepflegter, sauberer Zustand. 5974540/2 Versandkostenfreie Lieferung computer-aided design (CAD),micro-alloy transistor, MAT,architecture,algorithms,model,FPGA,static-induction trans… Plus…
2010, ISBN: 9781441909435
[PU: Springer US], Neubindung, Buch fehlerhaft geklebt, Auflage 2010 5974540/12, DE, [SC: 0.00], gebraucht; sehr gut, gewerbliches Angebot, 2010, PayPal, Klarna-Sofortüberweisung, Interna… Plus…
Données bibliographiques du meilleur livre correspondant
Auteur: | |
Titre: | |
ISBN: |
Informations détaillées sur le livre - Hardware Acceleration of Eda Algorithms
EAN (ISBN-13): 9781441909435
ISBN (ISBN-10): 1441909435
Version reliée
Livre de poche
Date de parution: 2010
Editeur: Springer Nature Singapore
194 Pages
Poids: 0,469 kg
Langue: eng/Englisch
Livre dans la base de données depuis 2009-08-31T19:52:02+02:00 (Paris)
Page de détail modifiée en dernier sur 2024-04-19T02:28:16+02:00 (Paris)
ISBN/EAN: 1441909435
ISBN - Autres types d'écriture:
1-4419-0943-5, 978-1-4419-0943-5
Autres types d'écriture et termes associés:
Auteur du livre: sunil, gula, gulat
Titre du livre: eda, hardware, algorithms, gpu
Données de l'éditeur
Auteur: Sunil P Khatri; Kanupriya Gulati
Titre: Hardware Acceleration of EDA Algorithms - Custom ICs, FPGAs and GPUs
Editeur: Springer; Springer US
192 Pages
Date de parution: 2010-04-06
New York; NY; US
Imprimé / Fabriqué en
Langue: Anglais
106,99 € (DE)
109,99 € (AT)
118,00 CHF (CH)
POD
XXII, 192 p.
BB; Hardcover, Softcover / Technik/Elektronik, Elektrotechnik, Nachrichtentechnik; Schaltkreise und Komponenten (Bauteile); Verstehen; FPGA; Field Programmable Gate Array; algorithms; architecture; computer-aided design (CAD); integrated circuit; micro-alloy transistor, MAT; model; simulation; static-induction transistor; Electronic Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design; Computer-Aided Design (CAD); BC
Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs Kanupriya Gulati Sunil P. Khatri This book deals with the acceleration of EDA algorithms using hardware platforms such as Custom ICs, FPGAs and GPUs. Widely applied CAD algorithms are studied for potential acceleration on these platforms. Coverage includes discussion of conditions under which it is preferable to use one platform over another, e.g., when an EDA problem has a high degree of data parallelism, the GPU is typically the preferred platform, whereas when the problem has more control, an FPGA may be preferred. Results are presented for the acceleration of several CAD algorithms (fault simulation, fault table generation, model card evaluation in SPICE, Monte Carlo based statistical static timing analysis, Boolean Satisfiability), demonstrating speedups up to 800X compared to single-core implementatinos of these algorithms. This book serves as a valuable guide on how best to leverage parallelism to accelerate CAD algorithms. It also presents a methodology to automatically extract SIMD parallelism from regular uniprocessor code which satisfies a set of constraints. With this approach, such uniprocessor code can automatically be converted to GPU code, allowing for significant acceleration. This approach is particularly useful since different GPUs have vastly different specifications, making the manual generation of GPU code an unscalable proposition. In particular, this book: Provides guidelines on whether to use Custom ICs, GPUs or FPGAs when accelerating a given EDA algorithm, validating these suggestions with a concrete example (Boolean Satisfiability) implemented on all these platforms; Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups up to 800X; Helps the reader by presenting example algorithmswhich may be used by the reader to determine how best to accelerate their specific EDA algorithm; Discusses an automatic approach to generate GPU code, given regular uniprocessor code which satisfies a set of constraints; Serves as a valuable reference for anyone interested in exploring alternative hardware platforms for accelerating various EDA applications by harnessing the parallelism available in these platforms.Provides guidelines on whether to use GPUs or FPGAs when accelerating a given EDA algorithm, with validation by a concrete example implemented on both platforms Demonstrates the acceleration of several popular EDA algorithms on GPUs, with speedups from 30X to 800X Presents techniques in a way that the reader can use example algorithms presented to determine how best to accelerate their specific EDA algorithm Discusses an automatic approach to generate GPU code, given regular uniprocessor code Includes supplementary material: sn.pub/extras
Autres livres qui pourraient ressembler au livre recherché:
Dernier livre similaire:
9781489983336 Hardware Acceleration of EDA Algorithms (Gulati, Kanupriya;Khatri, Sunil P)
< pour archiver...